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Abstract
Veda Prakash, Galigekere. Ph.D., Engineering Ph.D. Program, Wright State Univer-
sity, 2012. Steady-State and Small-signal Modeling of Power-Stage of PWM Z-source
Converter.
Pulse-width modulated (PWM) Z-source converter plays an important role in in-
dustrial/power electronic systems. Steady-state and dynamic modeling of the power-
stage of PWM converters is essential for envisaging a closed-loop regulated power
supply.
Steady-state analysis of pulse-width modulated (PWM) Z-source dc-dc converter
operating in continuous conduction mode (CCM) is presented. Voltage and current
waveforms, and their corresponding expressions describing the steady-state operation
of the PWM Z-source dc-dc converter have been presented. The input-to-output dc
voltage transfer functions, both for ideal and non-ideal PWM Z-source dc-dc converter
have been derived. The minimum Z-network inductance required to ensure CCM
operation is derived. The voltage ripple due to filter capacitor and its ESR, and
their individual effects on the overall output voltage ripple have been derived and
analyzed. Expressions for power loss in each of the components of the PWM Z-source
dc-dc converter has been determined. Using the expressions derived to determine
the power losses, an expression for the overall efficiency of the PWM Z-source dc-
dc has been derived. An example PWM Z-source dc-dc converter is considered. A
laboratory prototype is built and the theoretical analysis is in good agreement with
the experimental results.
Ac small-signal modeling of pulse-width modulated (PWM) Z-source converter
in continuous conduction mode (CCM) by circuit-averaging technique is presented.
Averaged dc, low-frequency-large-signal, dc, and ac small-signal models of PWM Z-
source converter operating in CCM have been presented. Open-loop power-stage
iii
transfer functions corresponding to the capacitor voltage-loop and inductor current-
loop are derived. The transfer functions derived take into account the ESRs of the
inductors and capacitors. Experimental validation of the derived small-signal models
is presented for a laboratory prototype. The theoretical predictions are in good
agreement with the experimental results.
iv
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1 Introduction
1.1 Background
Switched-mode power converters (SMPC) can be broadly classified into DC-DC con-
verters, DC-AC inverters, AC-DC rectifiers, and AC-AC converters or frequency
changers. SMPCs are used extensively in power processors that are used extensively
in a myriad of fields such as- automotive electronics, industrial electronics, consumer
electronics, defense and space applications, power engineering applications etc,. Ad-
ditionally, alternate energy sources and distributed generation system is gaining a
strong foothold in the power sector. Alternate energy sources and energy storage
systems require power electronic interface systems to interact with the main grid or
to meet dynamic load variations. The role of power electronic systems is to regulate
one or more parameters associated with the input power, and safely meet the load
requirements. With this aspect, power engineering in general and power electronics
specifically has received renewed interest by researchers [1] - [13].
Conventional voltage-source inverter (or current source inverter) is inherently a
buck or step-down (boost or step-up) operation. Neither of them can realize both
buck and boost operation. This is a conceptual drawback of voltage-source or current-
source inverters [3]-[6]. Z-source inverter presented in [6], overcame the conceptual
road-block by presenting a single-stage buck-boost dc-ac inversion mechanism. The
Z-source inverter employs a unique impedance network at the source side and hence
the name Z-source inverter. Z-source inverter has received significant attention from
the academia and the industry [6]-[16].
This dissertation is divided into two parts, they are
1. Detailed steady-state analysis of PWM Z-source dc-dc converter for steady state
2. Small-signal modeling of open-loop power-stage of PWM Z-source converter
operating in CCM by circuit-averaging technique
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1.2 Steady-State Analysis of PWM Z-source dc-dc converter
This part specifically deals with the dc-dc converter mode of operation of the PWM
Z-source converter. A quasi-Z-source based isolated dc/dc converter is presented in
[17]. Quasi-Z-source based dc-dc converter [17] utilizes an altered impedance or Z-
network derived from the impedance network utilized in the original Z-source inverter
of [6]. The authors in [19] and [18] present a brief analysis of a loss-less Z-source dc-dc
converter aided by simulation results. The authors in [20] explore the double input
version of the PWM Z-source dc-dc converter. The authors in [15] present a brief
analysis of a loss-less Z-source dc-dc converter in discontinuous conduction mode and
the simulation results. The motivation of this paper is to explore the steady-state
operation of PWM Z-source converter in CCM in a more elaborate manner, and to
present output voltage ripple analysis of the PWM Z-source dc-dc converter. This
work is also published in [21].
Additionally, there has been a renewed interest in isolated and non-isolated voltage
step-up PWM dc-dc converters for renewable energy and distributed power genera-
tion systems [17]-[27]. Typically, the low output voltage energy source, like fuel-cells
requires a PWM dc-dc converter to (1) provide a voltage boost and (2) act as a pro-
tective buffer between the load and the energy source. Compared to the conventional
boost converter, the PWM Z-source dc-dc converter has a higher input-to-output dc
voltage boost factor for the same duty ratio, isolates the source and the load in case
of a short-circuit at the load side, and has a second-order output filter. This makes
PWM Z-source dc-dc converter a potential topology candidate for renewable energy
applications. These features prompt the necessity for a detailed investigation of the
steady-state behavior of the PWM Z-source dc-dc converter in CCM.
3
1.3 Small-Signal Modeling of PWM Z-Source Converter
Power stages of PWM converters are nonlinear owing to the presence of at least one
transistor and a diode. In order to apply the known knowledge of linear control theory
the power stages need to be averaged and linearized [1]. Nonlinear power stages of
PWM converters have been averaged by predominantly two methods: the state-space
averaging technique [35] and the circuit averaging technique [36] and [1]. Both the
methods have been employed extensively in the past with respect to numerous PWM
converters [1], [35] - [40].
The process of circuit averaging involves the replacement of the PWM switch
model with an equivalent analog model. The analog model can be obtained by em-
ploying current- and voltage- controlled sources. Majority of the PWM dc-dc con-
verters have a switching network that consists of a power MOSFET and a diode
connected in a manner such that the two devices have a common point. This network
has been identified as the PWM switch network [1], [36]-[40]. The Z-Source con-
verter’s schematic is such that the MOSFET and the diode do not have a common
point and hence the PWM switch can be thought of as a disjoint PWM switch. The
circuit averaging technique has been employed extensively to model the joint PWM
switch. The present work presents the extension of the circuit averaging technique to
average the disjoint PWM switch present in the Z-Source inverter.
Several articles have contributed to the transient modeling of the PWM Z-source
inverter. The transient behavior of the Z-source inverter can be segregated into dc-side
phenomenon and ac-side phenomenon [31] and [32]. The dc-side phenomenon can be
attributed to the unique Z network and the ac-side phenomenon can be attributed to
the inverter’s three phase switching process. It has been inferred from [31]-[33] that,
for the purpose of investigation of the transient behavior due to the Z network, the
six-switch inverter circuit and ac load can be replaced by a current source (inductor)
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and a switch to emulate the shoot-through state. Furthermore, [32] states that,
the transient behavior of the Z-source inverter is predominantly influenced by the Z
network and the dc-side phenomenon. Replacing the inverter with a ac load and a
switch in the Z-source inverter leads to a simplified Z-source dc-dc converter with
an inductive load. This simplified topology will be referred to as the Z-source dc-dc
converter or simply as Z-source converter. The motivation of this work is to present
the small-signal modeling of PWM Z-source converter by circuit-averaging technique
[34].
1.4 Objectives
1.4.1 Steady-State Analysis of PWM Z-source dc-dc converter in steady-
state for CCM
The objectives are to present -
1. The equivalent circuits and the associated expressions corresponding to different
stages of operation of the PWM Z-source dc-dc converter in CCM
2. The dc input-to-output voltage conversion factor and minimum inductance re-
quired to ensure CCM operation.
3. The equations for power losses in the components of the PWM Z-source dc-dc
converter and the overall efficiency.
4. The output voltage ripple across the filter capacitor Cf and its ESR rCf .
5. The experimental results to validate the theoretical analysis.
1.4.2 Steady-State Analysis of PWM Z-source dc-dc converter in steady-
state for CCM
The objectives are -
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1. To derive the average large-signal, dc, and ac small-signal linear time-invariant
model of PWM Z-source converter operating in CCM by circuit-averaging tech-
nique.
2. To derive the small-signal input voltage-to-capacitor voltage, input voltage-to-
inductor current, control voltage-to-capacitor voltage, and control voltage-to-
inductor current transfer functions including the effects of the ESRs of the
passive components.
3. To derive the important step responses based on the power stage transfer func-
tions derived.
4. To experimentally validate all the four derived transfer functions.
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2 Overview of PWM DC-AC Inverters
2.1 Background
Traditionally power electronic inverters have been categorized as voltage-source (V-
source) or current-source (I-source) inverters. The voltage source inverter (VSI) topol-
ogy is usually preferred over current source inverters (CSI) owing to its higher effi-
ciency and relatively reduced complexity [3] and [4]. The V-source inverter, although
it is popularly employed, suffers from the following drawbacks [6]-
1. Voltage source inversion is inherently a buck or step-down operation. It is not
possible to obtain an output voltage with magnitude higher than the input DC
voltage. If a higher output voltage is required another step-up stage has to be
incorporated to the VSI.
2. No two switches of a single leg of the inverter can be in the ON state simul-
taneously. This makes the VSI topology vulnerable to mis-gating due to EMI.
This mandates the insertion of dead time in the gating function of the inverter
leading to possible waveform distortion.
The I-source inverter, which is realized by a large inductor fed by a voltage source
has the following drawbacks [6]-
1. Current source inversion is inherently a boost or step-up operation. It is not
possible to obtain an output voltage with magnitude lesser than the input DC
voltage. If a reduced output voltage is required another step-down stage has to
be incorporated to the CSI. This increases the complexity of the system.
2. At least one upper level switch and one lower level switch has to be in the ON
state at any time instant. If this requirement is not satisfied, the dc inductor
would be open circuited and could potentially destroy the devices. As a result,
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Figure 2.1: Three-leg six-switch voltage source inverter.
contrary to VSI, CSI requires overlapping needs to be inserted into the gating
function. This leads to waveform distortion.
2.2 Three-leg Six-Switch PWM DC-AC Inverter
This section presents the overview of the operation of a three-leg six-switch VSI. The
operation is described in several articles and reference books [3] and [4]. Three-phase
VSI employs a three-leg six-switch network fed by a voltage source as shown in Fig. 2.1
[3] and [4]. The six switches which are typically MOSFETs or IGBTs are switched
in a specified sequence based on the modulation technique employed to synthesize
the required ac output voltage. The top level switches are denoted as as M1, M2,
and M3 and the bottom level switches are M4, M5, and M6. The top switch and the
Switching vector ON State vab vbc vca
100 1,5,6 active Vdc 0 −Vdc
110 1,2,6 active 0 Vdc −Vdc
010 2,4,6 active −Vdc Vdc 0
011 2,3,4 active −Vdc 0 Vdc
001 3,4,5 active 0 −Vdc Vdc
101 2,3,5 active Vdc −Vdc 0
111 1,2,3 zero 0 0 0
000 4,5,6 zero 0 0 0
Table 2.1: Allowable Switching States of a Six-Switch VSI
bottom switch of each leg have complimentary gating functions. Depending on the
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state of the 6 switches the VSI has 6 active states and 2 null or zero states [3] and
[6]. The 6 active states correspond to a finite voltage appearing across the terminals
a, b, and c. The 2 null states correspond to either all the top switches being ON or
all the top witches being OFF. The output voltage associated with the null state is
0. The possible state vectors for a conventional VSI is shown in Table 2.1. For a VSI
as depicted in Fig. 2.1, If Vdc is the input voltage and M is the modulation index, the
peak phase voltage is [3] and [4]
va(peak) = M.
Vdc
2
. (2.1)
Typically, M < 1 as VSIs are usually not operated in the over-modulation zone.
From (2.1) it is evident that for a conventional VSI the output voltage is significantly
lesser than the input voltage. The value of M depends on the pulse-width modulation
scheme employed.
Sinusoidal PWM
Sinusoidal PWM (or Sine-triangle modulation) is one of the popular techniques em-
ployed to invert dc to single phase or three phase ac [2] - [3]. In sinusoidal PWM, a
high frequency (carrier) triangle wave is continually compared with single phase or
three phase reference signal. In this method, the output voltage follows the reference
signal. The frequency of the carrier signal decides the switching frequency of the
Inverter switches [3] and [4]. Sine-triangle modulation scheme is depicted in Fig. 2.2.
Modulation index M is defined as the ratio of the peak value of the carrier signal to
the peak value of the reference signal
M =
Vreference
vcarrier
=
vsine
vtriangle
. (2.2)
For an input dc voltage of 100 V and M = 0.8, the peak value of the phase voltage
based on (2.1) is
va(peak) = 0.8×
100
2
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Figure 2.2: Sine-Triangle modulation.
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Figure 2.3: Saber Sketch waveforms - Gating functions obtained by sine-triangle
modulation.
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va(peak) = 40 V. (2.3)
Three-leg six-switch conventional VSI inverter was simulated in Saber. Ideal semicon-
ductor switches were employed with sine-triangle modulation technique withM = 0.8.
Sample of the gate pulses obtained by sine-triangle modulation employing Saber is
shown in Fig. 2.3. Figure 2.4 shows the key simulation results. It can be inferred
from Fig. 2.4 that the simulation results are in good agreement with the predicted
value in (2.3).
Three−leg Six−switch VSI
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Figure 2.4: Saber Sketch waveforms - Input voltage VI(dc), phase voltage before line
filter va1, phase voltage va, three phase voltages va,b,c, and three phase currents ia,b,c.
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2.3 Z-Source or Impedance-fed Inverter
Z-Source Inverter presented in [6] employs a unique impedance network interfacing
the DC source and the six switch inverter network as shown in Fig. 2.5. The Z-Source
inverter has the ability to either buck or boost the input DC voltage while retaining
the voltage inversion capability. As a consequence of employing the Z impedance
network, an additional state in which either one or more of the inverter legs can be
shorted for a finite time duration is feasible. This state is termed as the shoot-through
state [6]. The shoot-through zero state and the Z network incorporate the voltage
boost or the voltage step-up feature to the Z-Source converter. The shoot-through
state can be achieved by shorting any one phase leg, or shorting combinations of two
phase legs, or by shorting all the three legs. The shoot-through state which emulates
the behavior of the boost topology is forbidden in conventional VSIs and CSIs. Since
the shoot-through state is a zero state, the Z-source inverter retains all the PWM
features associated with the VSI. The possible state vectors for Z-source converter
are shown in Table 2.2 [6] - [10]. Simple extension of the sine-triangle modulation
leads to a reliable constant-boost technique for Z-Source inverter [10]. In this scheme
along with the sinusoidal signal, two reference dc signals are employed to obtain the
shoot-through pulses. The sinusoidal signal and the reference dc signals are compared
to the same triangular carrier signal. The reference dc signal should be higher than
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Switches ON State
1,2,3,4,5,6 shoot-through zero state
1,2,4,5 shoot-through zero state
1,3,4,6 shoot-through zero state
2,3,5,6 shoot-through zero state
1,4 shoot-through zero state
2,5 shoot-through zero state
3,6 shoot-through zero state
Table 2.2: Possible switching combinations to realize the shoot-through state
Constant−boost gating sequence
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Figure 2.6: Constant boost pulse-width modulation scheme for Z-source inverter.
the amplitude of the sinusoidal signal but within the range of the triangular signal.
The constant boost method is depicted in Fig. 2.6. In the Fig. 2.6, a is obtained
by comparing the sinusoidal wave and the triangle wave and a is inverted to obtain
anot, sh1 and sh2 are obtained by comparing the dc reference signals and the triangle
signal. a and anot are logically OR with sh1 and sh2 to obtain the gate pulses M1
and M4 respectively. If Tsh is the shoot-through time duration for one switching time
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period T ,the peak phase voltage of Z-source inverter is given by
va(peak) = MB
Vdc
2
, (2.4)
where
B =
1
1− 2Tsh
T
. (2.5)
For an input dc voltage of Vdc = 100 V and modulation index M = 0.8, B required to
obtain an output peak voltage of va(peak) = 150 V is calculated, as per 2.4 to be 3.75.
For a switching time period T = 50 µs, the shoot-through time per period is calculated
using (2.5) to be 18.3 µs. A Z-source inverter was simulated in Saber with Z network
inductors and capacitors being L1 = L2 = L = 160 µH and C1 = C2 = C = 1600 µH.
The Z network inductor and capacitor values are obtained based on relevant literature
[6]. Figure 2.7 shows the key waveforms associated with the Z-source inverter. The
simulation results validate (2.4) and (2.5).
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Figure 2.7: Saber Sketch waveforms - key waveforms of Z-source inverter.
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3 Small-Signal Modeling of PWM Z-source Con-
verter by Circuit-Averaging Technique
3.1 Introduction
State-space averaging [35] and circuit-averaging [36] methods have been two of the
popular methods for obtaining small-signal models of PWM power converters. The
state-space averaging technique involves the averaging of the state equations asso-
ciated with the different switching states of a converter. In the circuit-averaging
technique, the averaging is performed on the switching component waveforms. The
circuit-averaging technique tends to give a better physical insight into the circuit be-
havior. The primary aspect in the circuit-averaging technique is to replace the non-
linear switching network of the converter by an equivalent averaged and linearized
network [1] and [2], [34].
Authors in [31] and [32] elaborate on the ac-side phenomenon and the dc-side
phenomenon of the Z-source inverter, and show the presence of a right-half-plane
zero in the control-to-output transfer function by the state-space averaging and signal-
flow-graph analyses. In [31] and [32], the dc-side phenomenon of the Z-source inverter
is studied using state-space averaging based small-signal analysis and signal-flow-
graph analysis, and the ac-side phenomenon is studied in detail by using the space
vector analysis. Authors in [33] have presented the small-signal modeling of the
PWM Z-source converter by state-space averaging technique. They present the open-
loop power stage small-signal input voltage-to-capacitor voltage, input voltage-to-
inductor current, control voltage-to-capacitor voltage, and control voltage-to-inductor
current transfer functions for the PWM Z-source converter in CCM. Authors in [33]
also elaborate on the design-oriented analysis for the Z-source converter operating in
CCM. However, the small-signal model and the transfer-functions do not take into
account the ESRs of the capacitors and the inductors. This limits the accuracy of
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the model in the frequency range where the ESRs can play a dominant role. This
section presents the small-signal modeling of the PWM Z-source converter operating
in CCM by circuit-averaging technique.
3.2 DC Analysis of PWM Z-source Converter
The transient behavior of the Z-source inverter can be segregated into dc-side phe-
nomenon and ac-side phenomenon [32]. The dc-side phenomenon can be attributed
to the unique Z network and the ac-side phenomenon can be attributed to the in-
verter’s three phase switching process. It has been inferred from [31] - [33] that, for
the purpose of investigation of the transient behavior due to the Z network, the six-
switch inverter circuit and ac load can be replaced by a current source (inductor) and
a switch to emulate the shoot-through state. Furthermore, [32] states that, the tran-
sient behavior of the Z-source inverter is predominantly influenced by the Z network
and the dc-side phenomenon. Replacing the inverter with a ac load and a switch in
the Z-source inverter leads to a simplified Z-source dc-dc converter with an inductive
load. This simplified topology will be referred to as the Z-source dc-dc converter or
simply as Z-source converter.
This section presents the basic steady state analysis of a PWM Z-source converter
based on [6], [31] - [33]. Steady state analysis has been carried out to obtain the
necessary expressions required for small-signal modeling of the Z-source converter.
Parameters of particular interest are the current through the switch S, and the voltage
across the diode D. The analysis assumes the Z-source converter to be operating in
the continuous conduction mode.
3.3 Assumptions
Based on the analysis in [1], The following assumptions have been made:
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Figure 3.1: PWM Z-source dc-dc Converter.
1. The output capacitance of the transistor and the junction capacitance of the
diode have been neglected.
2. Inductors, capacitors and resistors are assumed to be linear, time-invariant and
frequency independent.
3. The on-state resistance of the transistor is linear and the off-state resistance is
infinity.
4. The diode is represented by a linear battery and a forward resistance in the
on-state and by infinite resistance in the off-state.
5. Storage-time modulation of the transistor is neglected.
3.4 Steady State Analysis of PWM Z-source Converter for
CCM
A PWM Z-source converter is depicted in Fig. 3.1. It consists of a diode D (uncon-
trolled switch), a MOSFET S (controlled switch), two inductors L1 and L2 and two
capacitors C1 and C2 connected in a manner to obtain the Z network, and an ac load
consisting of a load or output inductor LL and a load or output resistor RL connected
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in series. The switch S is switched at a constant switching frequency fS = 1/T and
the duty cycle is defined as
D =
ton
T
=
ton
ton + toff
, (3.1)
where ton is the time duration when the switch S is on and toff is the time duration
when the switch S is off. As is the case with most of the PWM converters the
switches S and D are on or off in a complimentary manner.
3.4.1 Time Interval 0 ≤ t ≤ DT
The equivalent circuit representing the stage when the switch S is on and the diode
D is off is depicted in Fig. 3.2. This state encompasses the shoot-through state of
the Z-source inverter. In this state the supply is isolated from the load. At t = 0, the
switch S turns on and due to the existing circuit conditions the diode D is reverse
biased and is off. Envisaging C1 = C2 = C and L1 = L2 = L, and due to the
vD
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+
−−
L
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+
+ −
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i
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i L
V
L
I
i S
−
RL
L
VC VC
Ov
vL
vL
−
+
Figure 3.2: Equivalent circuit of the PWM Z-source converter when the switch is on
and the diode is off.
symmetry of the Z network
vC1 = vC2 = VC (3.2)
and
vL1 = vL2 = vL and iL1 = iL2 = iL. (3.3)
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The voltage (anode to cathode) across the diode D in this stage is
vD = VI − 2VC . (3.4)
The voltage across the Z network inductor is
vL = 2VC − VC = VC = L
diL
dt
. (3.5)
Hence, the current through the inductor is given by
iL =
1
L
∫ t
0
vLdt+ iL(0) =
VC
L
∫ t
0
dt+ iL(0) (3.6)
where iL(0) is the initial current in the inductor at time t = 0. The peak inductor
current is given by
iL(DT ) =
VC
L
(DT ) + iL(0) (3.7)
and the peak-to-peak inductor current ripple is
∆iL = iL(DT )− iL(0) =
VC
L
DT =
DVC
fSL
. (3.8)
By Kirchoff’s current law, the current through the switch is
iS = 2iL − iO. (3.9)
3.4.2 Time Interval DT ≤ t ≤ T
In this stage the switch S is off and the diode D is on. The Z network acts as the
interface between the load and the source. Equivalent circuit representing this stage
is depicted in Fig. 3.3. The voltage across the inductor is
vL = VI − VC = L
diL
dt
. (3.10)
The current through the inductor is
iL =
1
L
∫ t
DT
vLdt+ iL(DT )
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Figure 3.3: Equivalent circuit of the PWM Z-source converter when the switch is off
and the diode is on.
=
VI − VC
L
∫ t
DT
dt+ iL(DT )
=
VI − VC
L
(t−DT ) + iL(DT ) (3.11)
where iL(DT ) is the initial condition of the inductor current. The peak-to-peak ripple
of the inductor current is
∆iL = iL(DT )− iL(T )
= iL(DT )−
(VI − VC)
L
T (1−D)− iL(DT )
= −(VI − VC)
fSL
(1−D) (3.12)
The voltage across the diode and the current through the switch is zero. The idealized
waveforms associated with the Z-source converter operating in CCM is shown in Fig.
3.4.
3.4.3 DC Voltage Transfer Function for CCM
Based on Faraday’s law of electromagnetic induction the voltage across an inductor
as a function of time is
vL = L
diL
dt
(3.13)
or
1
L
vLdt = diL. (3.14)
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Figure 3.4: Idealized steady state waveforms of PWM Z-source converter operating
in CCM.
Integrating (3.14) over one switching time period T
∫ T
0
1
L
vLdt =
∫ T
0
diL (3.15)
or
1
L
∫ T
0
vLdt = iL(T )− iL(0) = 0 (3.16)
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or
∫ T
0
vLdt = 0. (3.17)
Since, for steady state condition iL(T ) = iL(0). Equation (3.17) is popularly referred
to as the volt-second balance for an inductor. By applying volt-second balance to the
Z network inductor we can obtain the dc input to capacitor voltage transfer function
[6], [31] - [33]. From (3.5), (3.10) and (3.17)
∫ DT
0
vL(t)dt+
∫ T
DT
vL(t)dt = 0
VCT (D) + (VI − VC)T (1−D) = 0
VC(D
′ −D) = VID′
VC
VI
=
D′
D′ −D =
1−D
1− 2D (3.18)
where D′ = 1 − D. Equation (3.18) is the dc voltage transfer function of PWM
Z-source dc-dc converter [6], [31] - [33]. From Fig. 3.5 it can be seen that MV DC
asymptotically reaches infinity as D tends to 0.5. Since VC is the dc voltage across the
load, the dc output voltage VO is the same as VC . This condition is not applicable for
ac large or small signals. Based on the principle of conservation of energy VIII=VOIO,
and (3.18) we can obtain the dc current transfer function as
MIDC =
II
IO
=
D′
D′ −D =
1−D
1− 2D. (3.19)
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Figure 3.5: DC voltage transfer function MV DC as a function of duty ratio D for an
ideal PWM Z-source converter in CCM.
3.5 Verification by Simulation
Consider an open-loop PWM Z-source converter with the following specifications:
VI = 12 V, fs = 40 kHz, RO = 50 Ω, LO = 330 µH, C1 = C2 = 220 µ F, and
L1 = L2 = 330 µ H. Choosing the duty ratio D to be 0.3, based on (3.18)
VC
VI
=
D′
D′ −D =
1−D
1− 2D
VC = VI
1−D
1− 2D =
1− 0.3
1− 0.6
VC = 1.75VI = 21 V. (3.20)
During the time interval 0 ≤ t ≤ DT the voltage across the diode is
vD = VI − 2VC = −30 V, (3.21)
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Figure 3.6: VC as a function of t for D = 0.3 and VI = 12 V obtained by Saber.
and the voltage across the Z inductor L is
vL = VC = 21 V. (3.22)
During the interval DT ≤ t ≤ T , the current through and the voltage across S and D
are zero respectively. This is true for ideal semiconductor devices only. The voltage
across the Z inductor is
vL = VI − VC = −9 V. (3.23)
circuit simulator. Ideal semiconductor switches and passive components were em-
ployed. Capacitor voltage VC as a function of time for D = 0.3 is shown in Fig. 3.6.
The key voltages and currents for one time period is shown in Fig. 3.7. The values
expected by (3.21) - (3.23) are in excellent agreement with the corresponding values
shown in Fig. 3.7. Equation (3.9) is validated in Fig. 3.8.
3.6 Small-Signal Modeling of the PWM Z-Source Converter
Fig. 3.10 shows the power stage of the PWM Z-source converter. vi represents
the small-signal perturbation in the input voltage, and d represents the small-signal
variation in the control parameter or the duty cycle. The dominant non-linearity
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in the PWM Z-source converter is due to the effect of the semiconductor switches
MOSFET S and the diode D being operated as switches. The passive components
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Figure 3.9: PWM Z-source converter with the nonlinear switch circuit.
i
Rx
Lx
d
L2
L
v
1
v 2 C2
i 2 vL2
C
D
C1 C
vL
1L
1
vi
VI
S
io
D L1
vO
−
+
+
+
−
−
− +
+
−
Figure 3.10: PWM Z-source converter with small-signal variations vi, d, and io.
such as the inductors, capacitors, and the resistors are linear and time-invariant.
The task of linearizing the PWM Z-source converter is to essentially replace the
semiconductor switch network by an appropriate linear model [21]. Some portions of
this section are published in [21]. The following assumptions are valid through the
entire analysis:
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Figure 3.11: Averaged dc model of the PWM Z-source converter operating in CCM.
1. Inductors, capacitors, and resistors are linear, time-invariant, and frequency
independent. (However, it should be noted that the parasitic resistances of the
inductors and the capacitors can be considered once the transfer functions are
obtained in the impedance form)
2. Semiconductor switches, i.e., the MOSFET and the diode are ideal.
3. The natural time constant of the converter is much larger than one switching
time period.
The Z impedance network is symmetric, that is C1 = C2 = C and L1 = L2 = L. As
a consequence of the symmetry, we get vC1 = vC2 = vC and iL1 = iL2 = iL. From
basic steady-state circuit analysis, the averaged dc values of the current through the
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MOSFET S and the voltage across the diode D are
IS =
D
D′
II (3.24)
and
VD =
D
D′
VO, (3.25)
where D is the steady-state duty ratio of the switch S and D′ = 1 − D. Equations
(3.24) and (3.25) represent the averaged dc model of the PWM Z-source converter
operating in CCM. Fig. 3.11 shows the averaged dc model of the PWM Z-source con-
verter operating in CCM. The steady-state dc input-to-capacitor voltage conversion
ratio obtained by applying volt-second balance to the Z-network inductor is [33]
MV DC =
VC
VI
=
1−D
1− 2D. (3.26)
By replacing the averaged dc quantities by low frequency, large-signal time-dependent
quantities, we obtain the large-signal averaged averaged model of the PWM Z-source
converter. The averaged dc components IS, II , VD, VO, and D are replaced by
iS, iI , vD, vO, and dT . The relationships among the large-signal quantities can be
approximated by the relationships existing amongst the dc quantities as
iS ≈
dT
dT
′
iI (3.27)
and
vD ≈
dT
dT
′
vO. (3.28)
Equations (3.27) and (3.28) represent the low-frequency large-signal model of the
semiconductor switch network of the PWM Z-source converter operating in CCM.
Fig. 3.12 shows the averaged dc model of the PWM Z-source converter operating in
CCM. In (3.27) and (3.28), we have duty ratio dT = D+d, switch current iS = IS+is,
voltage across the diode vD = VD + vd, input current iI = II + ii, and output voltage
29
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Figure 3.12: Low-frequency large-signal model of the PWM Z-source converter oper-
ating in CCM.
vO = VO + vo. Quantities D, IS, II , VD, and VO are dc components, and d, is, ii, vd,
and vo are ac components. Consequently, (3.27) and (3.28) can be written as
iS = IS + is =
D + d
D′ − d(II + ii)
=
D + d
D′
1
(1− d
D′
)
(II + ii), (3.29)
and
vD = VD + vd =
D + d
D′ − d(VO + vo)
=
D + d
D′
1
(1− d
D′
)
(VO + vo). (3.30)
Maclaurin series expansion of 1
1− d
D′
for −1 < d
D′
> 1 is given by
1
1− d
D′
= 1 +
d
D′
+ (
d
D′
)2 + ....+ (
d
D′
)n (3.31)
30
Since, by definition d is small-signal perturbation d << D or d
D′
<< 1. For | d
D′
| << 1,
1st order approximation of the Maclaurin series reduces (3.31) to
1
1− d
D′
= 1 +
d
D′
. (3.32)
Substituting (3.32) into (3.29) and (3.30) yields
iS = IS + is =
D + d
D′
(
1 +
d
D′
)
(II + ii) (3.33)
and
vD = VD + vd =
D + d
D′
(
1 +
d
D′
)
(VO + vo). (3.34)
Expanding (3.33) and (3.34), and noting that D +D′ = 1, we get
iS =
D
D′
II +
D
D′
ii +
II
D′2
d+
II
D′2
d2 +
dii
D′2
+
d2ii
D′2
(3.35)
and
vD =
D
D′
VO +
D
D′
vo +
VO
D′2
d+
VO
D′2
d2 +
dvo
D′2
+
d2vo
D′2
. (3.36)
Equations (3.35) and (3.36) represent the bilinear model of the PWM Z-source con-
verter operating in CCM [21]. Fig. 3.13 shows the bilinear dc model of the PWM
Z-source converter operating in CCM. When the following small-signality conditions
are satisfied d << DD′, ii << II , and vo << VO, equations (3.35) and (3.36) reduce
to
iS = IS + is =
D
D′
II +
D
D′
ii +
II
D′2
d (3.37)
and
vD = VD + vd =
D
D′
VO +
D
D′
vo +
VO
D′2
d. (3.38)
Alternatively, ignoring the products of two small-signal terms and higher order (> 1)
small-signal terms, (3.35) and (3.36) reduce to (3.37) and (3.38). Equations (3.37)
and (3.38) are linearized due to the small-signality conditions, and they represent the
dc and linear small-signal model of semiconductor switch network of the PWM Z-
source converter operating in CCM [21]. Equations (3.37) and (3.38) can be realized
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Figure 3.13: Bilinear model of the PWM Z-source converter operating in CCM.
by using voltage-controlled voltage sources and current-controlled current-sources to
obtain an equivalent dc and small-signal circuit model of the PWM Z-source converter
in CCM as shown in Fig. 3.14 [21]. Since (3.37) and (3.38) are linearized, the dc
and the small-signal components can be segregated to get the dc and the small-signal
models respectively. The dc model of the PWM Z-source converter is described by
IS =
D
D′
II (3.39)
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Figure 3.15: DC model of the PWM Z-source converter operating in CCM.
and
VD =
D
D′
VO. (3.40)
Equations (3.39) and (3.40) can be realized by using a voltage-controlled voltage
source and a current-controlled current-source to obtain an equivalent dc circuit model
of the PWM Z-source converter in CCM as shown in Fig. 3.15. The ac small-signal
linear model of the PWM Z-source converter is described by
is =
D
D′
ii +
II
D′2
d (3.41)
and
vd =
D
D′
vo +
VO
D′2
d. (3.42)
Equations (3.41) can (3.42) be realized by using voltage-controlled voltage sources
and current-controlled current-sources to obtain an equivalent ac small-signal circuit
model of the PWM Z-source converter in CCM as shown in Fig. 3.16. The small-
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Figure 3.16: Small-signal model of the PWM Z-source converter operating in CCM.
signal model derived is valid from dc to half the switching frequency.
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Figure 4.1: Small-signal model of PWM Z-source converter to derive the open-loop
input voltage-to-capacitor voltage and input voltage-to-inductor current transfer func-
tions.
4 Open-Loop Power-Stage Transfer Functions of
PWM Z-Source Converter for CCM
4.1 Open-Loop Input Voltage-to-Capacitor Voltage Transfer
Function
By letting d = 0 and io = 0 in Fig. 3.16, we obtain the small-signal model of the PWM
Z-source converter for determining the open-loop input voltage-to-capacitor voltage
transfer function. The small-signal model for deriving the open-loop input voltage-
to-capacitor voltage transfer function is shown in Fig. 4.1 [21]. Since L1 = L2 = L,
and C1 = C2 = C, and due to the symmetry of the Z network il1 = il2 = il and
vc1 = vc2 = vc. By Kirchoff’s current law, we get
ii = il + ic, (4.1)
and
il = ic +
D
D′
ii + io. (4.2)
By Kirchoff’s voltage law, we get
vi +
D
D′
vo − ilZL − vc = 0, (4.3)
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and
vc − vo − ilZL = 0. (4.4)
By substituting ii from (4.1) in (4.2) we obtain il in terms of ic and io as shown below,
il = ic +
D
D′
(il + ic) + io
il −
D
D′
il = ic +
D
D′
ic + io
il(1−
D
D′
) = ic(1 +
D
D′
) + io
il
D′ −D
D′
= ic
1
D′
+ io
il = (
D′
D′ −D )(
ic
D′
+ io) (4.5)
By substituting for il from (4.5) in (4.4) and noting that ic = vc/ZC and io = vo/Zx,
we get
vc − vo − ZL(
1
D′ −Dic +
D′
D′ −Dio) = 0
vc(1−
1
D′ −D
ZL
ZC
) = vo(1 +
D′
D′ −D
ZL
Zx
) (4.6)
or
vo = vc


1− ZL
(D′−D)ZC
1 + D
′ZL
(D′−D)Zx

 . (4.7)
On simplification (4.7) becomes
vo = vc
Zx
ZC
[
(D′ −D)ZC − ZL
(D′ −D)Zx +D′ZL
]
. (4.8)
By substituting (4.8) in (4.5) to get il in terms of vc, we get
il =
1
D′ −D
vc
ZC
+
D′
D′ −D
vc
Zx
Zx
ZC
[
(D′ −D)ZC − ZL
(D′ −D)Zx +D′ZL
]
=
1
D′ −D
vc
ZC
[
1 +D′
(
(D′ −D)ZC − ZL
(D′ −D)Zx +D′ZL
)]
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=
1
D′ −D
vc
ZC
[
(D′ −D)Zx +D′ZL +D′(D′ −D)ZC −D′ZL
(D′ −D)Zx +D′ZL
]
il =
vc
ZC
[
Zx +D
′ZC
(D′ −D)Zx +D′ZL
]
. (4.9)
Substituting (4.8) and (4.9) in (4.3), we get
vi = vc + vc
ZL
ZC
[
Zx +D
′ZC
(D′ −D)Zx +D′ZL
]
− vc
D
D′
Zx
ZC
[
(D′ −D)ZC − ZL
(D′ −D)Zx +D′ZL
]
vi
vc
= 1 +
ZL
ZC
[
Zx +D
′ZC
(D′ −D)Zx +D′ZL
]
− D
D′
Zx
ZC
[
(D′ −D)ZC − ZL
(D′ −D)Zx +D′ZL
]
=
ZC [(D
′ −D)Zx +D′ZL]D′ +D′ZL(Zx +D′ZC)−DZx[(D′ −D)ZC − ZL]
D′ZC [(D′ −D)Zx +D′ZL]
=
D′ZC(D
′ −D)Zx +D′2ZCZL +D′ZLZx +D′2ZLZC −D(D′ −D)ZxZC +DZxZL
D′(D′ −D)ZCZx +D′2ZCZL
=
(D′ −D)2ZxZC + 2D′2ZLZC + (D′ +D)ZLZx
D′(D′ −D)ZCZx +D′2ZCZL
vi
vc
=
(D′ −D)2ZxZC + 2D′2ZLZC + ZLZx
D′2ZCZx −DD′ZCZx +D′2ZCZL
vc
vi
=
D′2ZCZx −DD′ZCZx +D′2ZCZL
(D′ −D)2ZxZC + 2D′2ZLZC + ZLZx
. (4.10)
The s domain equivalent of the impedances are
ZC =
1
sC
, (4.11)
Zx = Rx + sLx, (4.12)
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and
ZL = sL. (4.13)
By substituting (4.11), (4.12), and (4.13) in (4.10), we get [21]
Mv(s) =
vc(s)
vi(s)
=
D′2 1
sC
(Rx + sLx)−DD′ 1sC (Rx + sLx) +D′2 LC
1
sC
(D′ −D)2(Rx + sLx) + 2D′2 LC + (Rx + sLx)sL
=
D′2Rx +D
′2Lxs−DD′Rx −DD′Lxs+D′2Ls
(D′ −D)2(Rx + sLx) + 2D′2Ls+ (Rx + sLx)LCs2
=
(D′2Lx −DD′Lx +D′2L)s+D′2Rx −DD′Rx
(D′ −D)2Rx + (D′ −D)2Lxs+ 2D′2Ls+RxLCs2 + LxLCs3
Mv(s) =
[D′(D′ −D)Lx +D′2L]s+D′(D′ −D)Rx
LxLCs3 +RxLCs2 + [2D′2L+ (D′ −D)2Lx]s+ (D′ −D)2Rx
. (4.14)
4.1.1 Simulation and Experimental Results
Consider an example of the open-loop PWM Z-source converter with the following
parameters: fs = 40 kHz, VI = 12 V, D = 0.3, Rx = 50 Ω, Lx = 330 µH, C1 = C2 =
C = 220 µF, L1 = L2 = L = 330 µH. Murata inductor 1433428C with measured
ESR of 1.5 Ω at the switching frequency fs = 40 kHz was used for L1, L2, and Lx.
Electrolytic capacitors with measured capacitance of 220µ F and ESR of 0.2 Ω was
used for C1 and C2. IRF530N Power MOSFET and U860 ultrafast recovery diode
were employed as the switches. IR2110, a high side MOSFET driver was used to
trigger the MOSFET. The experimental set up for obtaining Mv is based on [41] and
as shown in Fig. 4.5. The parasitic resistances of the inductors and the capacitors
are included in predicting the magnitude and phase of Mv by using (4.10). The
impedances of the inductors and the capacitors are given by
ZL = rL + sL, (4.15)
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Figure 4.2: Theoretically predicted plot of |Mv| for the lossless PWM Z-source con-
verter operating in CCM.
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Figure 4.3: Theoretically predicted plot of φMv for the lossless PWM Z-source con-
verter operating in CCM.
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Figure 4.4: Simulated Bode plot of Mv for the lossless PWM Z-source converter
operating in CCM.
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ZC = rC +
1
sC
, (4.16)
and
Zx = Rx + (sLx + rx). (4.17)
The theoretically predicted Bode plots for |Mv| and φMv for a an ideal PWM Z-source
converter (parasitics not included) are shown in Figs. 4.2 and 4.3, respectively. Fig.
4.4 shows the Bode plot obtained by simulating the small-signal model shown in Fig.
4.1 using Saber circuit simulator. Hewlett-Packard HP4194A Gain/Phase Analyzer
was employed to obtain the Bode plots. SD250-1L gate drive transformer provided
by Coilcraft was utilized as the gate-drive transformer corresponding to Fig. 4.5.
The theoretically predicted and experimentally obtained Bode plots for |Mv| and φMv
including the effect of parasitic resistances of the passive components are shown in
Figs. 4.6 and 4.7, respectively. Fig. 4.8 shows the theoretically predicted response
in vC due to a step change in VI from 0 to 5 V. Fig. 4.9 shows the experimentally
obtained response in vC due to a step change in VI from 0 to 5 V.
41
10
2
10
3
10
4
−50
−45
−40
−35
−30
−25
−20
−15
−10
−5
0
5
 f (Hz)
|M
v|
 (
dB
)
 
 
Theoretical
Experimental
Figure 4.6: Theoretically predicted and experimentally obtained plot of |Mv|.
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Figure 4.7: Theoretically predicted and experimentally obtained plot of φMv .
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Figure 4.8: Theoretically predicted response in vC due to a step change in VI from 0
to 5 V.
Figure 4.9: Experimentally obtained response in vC due to a step change in VI from
0 to 5 V.
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4.2 Open-Loop Input Voltage-to-Inductor Current Transfer
Function
The small-signal model obtained to derive the input-to-capacitor voltage transfer
function can be employed to obtain the input-voltage-to-inductor-current transfer
function Mvi. The small-signal model for deriving the open-loop input voltage-to-
inductor current transfer function is shown in Fig. 4.1. By manipulating (4.9), we
get
il
vc
=
1
ZC
[
Zx +D
′ZC
(D′ −D)Zx +D′ZL
]
. (4.18)
Since ZC = 1/sC, Zx = Rx + sLx, and ZL = sL
il(s)
vc(s)
=
LxCs
2 +RxCs+D
′
(D′ −D)(Rx + sLx) +D′sL
. (4.19)
From (4.14) we have
vc
vi
(s) =
[D′(D′ −D)Lx +D′2L]s+D′(D′ −D)Rx
LxLCs3 +RxLCs2 + [2D′2L+ (D′ −D)2Lx]s+ (D′ −D)2Rx
. (4.20)
Using (4.19) and (4.20), we get
vc
vi
× il
vc
=
il
vi
. (4.21)
By substituting (4.19) and (4.20) in (4.21), we get
Mvi =
il(s)
vi(s)
=
D′LxCs
2 +D′RxCs+D
′2
LxLCs3 +RxLCs2 + [2D′2L+ (D′ −D)2Lx]s+ (D′ −D)2Rx
.
(4.22)
4.2.1 Simulation and Experimental Results
Consider an example of the open-loop PWM Z-source converter with the following
parameters: fs = 40 kHz, VI = 12 V, D = 0.3, Rx = 50 Ω, Lx = 330 µH, C1 = C2 =
C = 220 µF, L1 = L2 = L = 330 µH. Murata inductor 1433428C with measured
ESR of 1.5 Ω at the switching frequency fs = 40 kHz was used for L1, L2, and Lx.
Electrolytic capacitors with measured capacitance of 220µ F and ESR of 0.2 Ω was
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used for C1 and C2. IRF530N Power MOSFET and U860 ultrafast recovery diode
were employed as the switches. IR2110, a high side MOSFET driver was used to
trigger the MOSFET. The experimental set up for obtaining Mvi is based on [41] and
as shown in Fig. 4.5. The parasitic resistances of the inductors and the capacitors
are included in predicting the magnitude and phase of Mv by using (4.10). The
impedances of the inductors and the capacitors are given by
ZL = rL + sL, (4.23)
ZC = rC +
1
sC
, (4.24)
and
Zx = Rx + (sLx + rx). (4.25)
The theoretically predicted Bode plots for |Mvi| and φMvi for a an ideal PWM
Z-source converter (parasitics not included) are shown in Figs. 4.10 and 4.11, re-
spectively. Fig. 4.12 shows the Bode plot obtained by simulating the small-signal
model shown in Fig. 4.1 using Saber circuit simulator. Hewlett-Packard HP4194A
Gain/Phase Analyzer was employed to obtain the Bode plots. SD250-1L gate drive
transformer provided by Coilcraft was utilized as the gate-drive transformer corre-
sponding to Fig. 4.5. A Pearson Model 411 wide bandwidth ac current probe was
employed to obtain the Bode plots for |Mvi| and φMvi . The frequency response of
the current probe was obtained for the same dc current level it would have during
the experiment. The current probe frequency response was subtracted out using the
compensation function while obtaining the Bode plots of Mvi. The theoretically pre-
dicted and experimentally obtained Bode plots for |Mvi| and φMvi including the effect
of parasitic resistances of the passive components are shown in Figs. 4.14 and 4.15,
respectively. Figs. 4.16 and 4.17 show the theoretically predicted and experimentally
obtained responses in iL due to a step change in VI from 0 to 5 V. A 1 Ω sense resistor
was added in series with the Z-network inductor L2, and the voltage across it was
45
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Figure 4.10: Theoretically predicted plot of |Mvi| for the lossless PWM Z-source
converter operating in CCM.
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Figure 4.11: Theoretically predicted plot of φMvi for the lossless PWM Z-source con-
verter operating in CCM.
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Figure 4.12: Simulated Bode plot of Mvi for the lossless PWM Z-source converter
operating in CCM.
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Figure 4.13: Schematic of experimental setup to measure Mvi.
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recored to obtain the inductor current step response. The voltage-to-current scaling
factor is 1 mA/mV The 1 Ω resistance was included in the ESR rL of the Z-network
inductor.
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Figure 4.14: Theoretically predicted and experimentally obtained plot of |Mvi|.
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Figure 4.15: Theoretically predicted and experimentally obtained plot of φMvi .
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Figure 4.16: Theoretically predicted response in iL due to a step change in VI from 0
to 5 V.
Figure 4.17: Experimentally obtained response in iL due to a step change in VI from
0 to 5 V.
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PWM Z-source converter in CCM.
4.3 Open-Loop Control-to-Capacitor Voltage Transfer Func-
tion
By setting vi = 0 and io = 0 in 3.16, we obtain the small-signal model of the PWM
Z-source converter for determining the open-loop input voltage-to-capacitor voltage
transfer function as shown in Fig. 4.18. By Kirchoff’s voltage law applied to the inner
loop on the input side, inner loop on the load side, and the outer loop, we get
d
D′2
VO +
D
D′
vo − ilZL − vc = 0, (4.26)
vc − vo − ilZL = 0, (4.27)
and
d
D′2
VO +
D
D′
vo − 2ilZL − vo = 0, (4.28)
respectively. By Kirchoff’s current law, we get
ii = il + ic, (4.29)
and
il = ic +
D
D′
ii +
d
D′2
II + io. (4.30)
From (4.26) and (4.27), we get
ilZL =
d
D′2
VO +
D
D′
vo − vc = 0 (4.31)
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and
ilZL = vc − vo. (4.32)
By equating the RHS of (4.31) and (4.32), we get
d
D′2
VO +
D
D′
vo − vc = vc − vo
d
D′2
VO +
vo
D′
= 2vc
vo = 2D
′vc −
d
D′
VO. (4.33)
Substituting (4.29) into (4.30), we get
il = ic +
D
D′
il +
D
D′
ic +
d
D′2
II + io
il −
D
D′
il = ic +
D
D′
ic +
d
D′2
II + io
il
D′ −D
D′
=
ic
D′
+
d
D′2
II +
vo
Zx
il =
1
D′ −D
vc
ZC
+
d
D′(D′ −D)II +
D′
D′ −D
vo
Zx
. (4.34)
Substituting (4.33) into (4.34), we get
il =
1
D′ −D
[
vc
ZC
+
d
D′
II +
D′
Zx
(2D′vc −
d
D′
VO)
]
il =
1
D′ −D
[
vc
Zc
+
d
D′
II + 2D
′2 vc
Zx
− dVO
Zx
]
. (4.35)
By rearranging (4.28), we get
vo(
D
D′
− 1) + d
D′2
VO − 2ilZL = 0
D′ −D
D′
vo +
d
D′2
VO − 2ilZL = 0. (4.36)
By substituting (4.33) and (4.35) into (4.36), we get
D −D′
D′
(2D′vc −
d
D′
VO) +
d
D′2
VO
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−2ZL
[
1
(D′ −D)
vc
ZC
+
d
D′(D′ −D)II +
2D′2vc
(D′ −D)Zx
− dVO
(D′ −D)Zx
]
= 0
[
2dVOZL
(D′ −D)Zx
+
d(D′ −D)VO
D′2
+
dVO
D′2
− 2dIIZL
D′(D′ −D)
]
[
− 2(D′ −D)vc −
2vcZL
(D′ −D)ZC
− 4D
′2vcZL
(D′ −D)Zx
]
= 0
d
[
2VOZL
(D′ −D)Zx
+
(D′ −D)VO
D′2
+
VO
D′2
− 2IIZL
D′(D′ −D)
]
= 2vc
[
(D′ −D) + ZL
(D′ −D)ZC
+
2D′2ZL
(D′ −D)Zx
]
d
[
2VOZL
(D′ −D)Zx
− 2IIZL
D′(D′ −D) +
VO(D
′ −D + 1)
D′2
]
= 2vc
[
(D′ −D) + ZL
(D′ −D)ZC
+
2D′2ZL
(D′ −D)Zx
]
d
[
2VOZL
(D′ −D)Zx
− 2IIZL
D′(D′ −D) +
2VO
D′
]
= 2vc
[
(D′ −D) + ZL
(D′ −D)ZC
+
2D′2ZL
(D′ −D)Zx
]
2d
[
VOZL
(D′ −D)Zx
− IIZL
D′(D′ −D) +
VO
D′
]
= 2vc
[
(D′ −D) + ZL
(D′ −D)ZC
+
2D′2ZL
(D′ −D)Zx
]
d
[
D′VOZL − IIZLZx + VOZx(D′ −D)
D′(D′ −D)
]
= vc
[
(D′ −D)2ZCZx + ZxZL + 2D′2ZLZC
(D′ −D)ZCZx
]
vc
d
=
[
D′VOZL − IIZLZx + VOZx(D′ −D)
D′(D′ −D)Zx
][
(D′ −D)ZCZx
(D′ −D)2ZCZx + ZxZL + 2D′2ZLZC
]
vc
d
=
[ {D′VOZL − IIZLZx + VOZx(D′ −D)}ZC
D′(D′ −D)2ZCZx +D′ZxZL + 2D′3ZLZC
]
.
(4.37)
By substituting (4.11), (4.12), and (4.13) into (4.37), we get
vc
d
(s) =
{D′VOLs− IILs(Rx + sLx) + VO(D′ −D)(Rx + sLx)} 1sC
D′(D′ −D)2(Rx + sLx) 1sC +D′(RxsLx)Ls+ 2D′3Ls 1sC
. (4.38)
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On expanding the numerator and denominator of (4.38) and collecting coefficients of
similar powers of ‘s’, we get the control-to-capacitor voltage transfer function
Tp =
−IILxLs2 + (D′VOL− IIRxL+ [D′ −D]VOLx)s+ [D′ −D]VORx
D′LxLCs3 +D′RxLCs2 + (D′[D′ −D]2Lx + 2D′3L)s+D′(D′ −D)2Rx
.
(4.39)
4.3.1 Simulation and Experimental Results
Consider an example of the open-loop PWM Z-source converter with the following
parameters: fs = 40 kHz, VI = 12 V, D = 0.3, Rx = 50 Ω, Lx = 330 µH, C1 = C2 =
C = 220 µF, L1 = L2 = L = 330 µH. Murata inductor 1433428C with measured
ESR of 1.5 Ω at the switching frequency fs = 40 kHz was used for L1, L2, and Lx.
Electrolytic capacitors with measured capacitance of 220µ F and ESR of 0.2 Ω was
used for C1 and C2. IRF530N Power MOSFET and U860 ultrafast recovery diode were
employed as the switches. IR2110, a high side MOSFET driver was used to trigger
the MOSFET. The theoretically predicted Bode plots for |Tp| and φTp for an ideal
PWM Z-source converter (parasitics not included) are shown in Figs. 4.19 and 4.20,
respectively. Fig. 4.21 shows the Bode plot obtained by simulating the small-signal
model shown in Fig. 4.18 using Saber circuit simulator. The experimental setup used
to experimentally obtain Tp is shown in Fig. 4.22 [41]. The parasitic resistances of the
inductors and the capacitors are included while predicting the magnitude and phase
of Tp by using (4.37). The impedances of the inductors and the capacitors are given
by (4.23), (4.24), and (4.25). Op-amp LM357N was used as a comparator to realize
a duty-cycle modulator. The duty-cycle modulator has a gain of 20 log(1/Vref) [1].
The theoretically predicted and experimentally obtained Bode plots for |Tp| and φTp
including the effect of parasitic resistances of the passive components are shown in
Figs. 4.23 and 4.24, respectively. In Fig. 4.23, 20 log(1/1.75) is added to account for
the duty-cycle modulator gain. Figs. 4.25 and 4.26 show the theoretically predicted
and experimentally obtained response of vC to step change in D from 0.15 to 0.3,
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Figure 4.19: Theoretically predicted plot of |Tp| for the lossless PWM Z-source con-
verter operating in CCM.
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Figure 4.20: Theoretically predicted plot of φTp for the lossless PWM Z-source con-
verter operating in CCM.
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Figure 4.21: Simulated Bode plot of Tp for the lossless PWM Z-source converter
operating in CCM.
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respectively.
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Figure 4.23: Theoretically predicted and experimentally obtained plot of |Tp|.
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Figure 4.24: Theoretically predicted and experimentally obtained plot of φTp .
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Figure 4.25: Theoretically predicted response in vC due to a step change in D from
0.15 to 0.3.
Figure 4.26: Experimentally obtained response in vC due to a step change in D from
0.15 to 0.3.
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4.4 Open-Loop Control-to-Inductor Current Transfer Func-
tion
The small-signal model used to derive the open-loop control-to-capacitor voltage
transfer function shown in Fig. 4.18 can be employed to derive the open-loop control-
to-inductor current transfer function. By Kirchoff’s voltage law applied to the inner
loop on the input side, inner loop on the load side, and the outer loop, we get
d
D′2
VO +
D
D′
vo − ilZL − vc = 0, (4.40)
vc − vo − ilZL = 0, (4.41)
and
d
D′2
VO +
D
D′
vo − 2ilZL − vo = 0, (4.42)
respectively. By Kirchoff’s current law, we get
ii = il + ic, (4.43)
and
il = ic +
D
D′
ii +
d
D′2
II + io. (4.44)
From (4.42), we get
vo =
2D′
(D −D′) ilZL −
VOd
D′(D′ −D) . (4.45)
By substituting (4.43) in (4.44), we get
ic = (D
′ −D)il −
d
D′
II −
D′vo
Zx
. (4.46)
Substituting (4.45) and (4.46) in (4.40), we get
il
d
=
−VOZx + (D −D′)IIZCZx −D′VOZC
D′(D′ −D)ZLZx − 2DD′ZLZx −D′(D −D′)2ZCZx − 2D′3ZLZC
. (4.47)
By substituting (4.11), (4.12), and (4.13) into (4.47), we get
Tpi(s) =
il(s)
d(s)
=
−VOLCs2 + (D −D′)IILxs+ (D −D′)IIRx − VORx −D′VO
(D′(D −D′)− 2DD′)[LxLCs3 +RxLCs2]− (D′(D −D′)2Lx − 2D13L)s−D′(D −D′)2Rx
.
(4.48)
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4.4.1 Simulation and Experimental Results
Consider an example of the open-loop PWM Z-source converter with the following
parameters: fs = 40 kHz, VI = 12 V, D = 0.3, Rx = 50 Ω, Lx = 330 µH, C1 = C2 =
C = 220 µF, L1 = L2 = L = 330 µH. Murata inductor 1433428C with measured
ESR of 1.5 Ω at the switching frequency fs = 40 kHz was used for L1, L2, and Lx.
Electrolytic capacitors with measured capacitance of 220µ F and ESR of 0.2 Ω was
used for C1 and C2. IRF530N Power MOSFET and U860 ultrafast recovery diode were
employed as the switches. IR2110, a high side MOSFET driver was used to trigger
the MOSFET. The theoretically predicted Bode plots for |Tpi| and φTpi for an ideal
PWM Z-source converter (parasitics not included) are shown in Figs. 4.27 and 4.28,
respectively. Fig. 4.29 shows the Bode plot obtained by simulating the small-signal
model shown in Fig. 4.18 using Saber circuit simulator. The experimental setup used
to experimentally obtain Tpi is shown in Fig. 4.22 [41]. The parasitic resistances of the
inductors and the capacitors are included while predicting the magnitude and phase
of Tpi by using (4.47). The impedances of the inductors and the capacitors are given
by (4.23), (4.24), and (4.25). Op-amp LM357N was used as a comparator to realize
a duty-cycle modulator. The duty-cycle modulator has a gain of 20 log(1/Vref) [1].
The theoretically predicted and experimentally obtained Bode plots for |Tpi| and φTpi
including the effect of parasitic resistances of the passive components are shown in
Figs. 4.31 and 4.32, respectively. In Fig. 4.31, 20 log(1/1.75) is added to account for
the duty-cycle modulator gain. Figs. 4.33 and 4.34 show the theoretically predicted
and experimentally obtained response of iL to step change in D from 0.15 to 0.3,
respectively.
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Figure 4.27: Theoretically predicted plot of |Tpi| for the lossless PWM Z-source con-
verter operating in CCM.
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Figure 4.28: Theoretically predicted plot of φTpi for the lossless PWM Z-source con-
verter operating in CCM.
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Figure 4.29: Simulated Bode plot of Tpi for the lossless PWM Z-source converter
operating in CCM.
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Figure 4.31: Theoretically predicted and experimentally obtained plot of |Tpi|.
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Figure 4.32: Theoretically predicted and experimentally obtained plot of φTpi .
64
0 5 10 15 20
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
1.1
t (ms)
 i L
 (
A
)
Figure 4.33: Theoretically predicted response in iL due to a step change in D from
0.15 to 0.3.
Figure 4.34: Experimentally obtained response in iL due to a step change in D from
0.15 to 0.3.
65
I
R
vL
v
VO
+ −
+−
+
−
+
−
L
L
S
vGS
L
+
−
VC C
+
−
VCC
D1
V
L
L f
Cf
−
+
Figure 5.1: PWM Z-source dc-dc converter.
5 Steady-State Analysis of PWM Z-source dc-dc
Converter in CCM
The PWM Z-source dc-dc converter is a boost converter. The PWM Z-source dc-dc
converter shown in Fig. 5.1 consists of a diode D1, two identical inductors denoted
by L and two identical capacitors denoted by C connected in a manner to obtain
the unique impedance or Z-network, an active switch S such as a MOSFET/IGBT,
a second order low-pass filter formed by Lf and Cf , and the resistive load RL.
The objectives of this chapter are to present (1) the equivalent circuits and the
associated expressions corresponding to different stages of operation of the PWM Z-
source dc-dc converter in CCM, (2) the dc input-to-output voltage conversion factor
and minimum inductance required to ensure CCM operation (3) equations for power
losses in the components of the PWM Z-source dc-dc converter and the overall effi-
ciency (4) output voltage ripple across the filter capacitor Cf and its ESR rCf and
(4) experimental results to validate the theoretical analysis. This work is published
in [21].
5.1 Idealized Waveforms
The following assumptions are used in the present analysis.
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Figure 5.2: Equivalent circuit of the PWM Z-source dc-dc converter when S is on
and D1 is off.
1. Inductors, capacitors, and resistors are linear, time-invariant, and frequency
independent.
2. Semiconductor switches, i.e., the MOSFET and the diode are ideal (except in
estimating efficiency).
3. The natural time constant of the converter is much longer than one switching
time period.
Referring to Fig. 5.1, the MOSFET S is switched at a constant frequency fs = 1/T
with the duty ratio of S given by D = ton/T , where ton is the duration when S is in
the on position. Since the MOSFET S and the diode D1 have complimentary duty
ratios, the duty ratio of the diode D1 is given by 1 − D. Due to the symmetry of
the Z-network, and since L1 = L2 = L and C1 = C2 = C, we have iL1 = iL2 = iL,
vL1 = vL2 = vL, and vC1 = vC2 = vC .
5.1.1 Time Interval: 0 ≤ t ≤ DT
The equivalent circuit corresponding to this state is shown in Fig. 5.2. In this state,
the voltage across the diode is VI − 2VC , causing the diode to be reverse biased or
off. Shorting the output terminals results in the diode D1 being reverse biased, thus
isolating the energy source VI from the rest of the circuit. The current through the
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diode and the voltage across the MOSFET are zero, i.e., iD1 = 0 and vS = 0. The
voltage across the inductor vL is
vL = 2VC − VC = VC = L
diL
dt
. (5.1)
The inductor current iL is given by
iL(t) =
1
L
∫ t
0
vLdt+ iL(0)
=
VC
L
t+ iL(0). (5.2)
Hence, the peak inductor current which occurs at t = DT is given by
iL(DT ) =
VC
L
(DT ) + iL(0). (5.3)
The peak-to-peak value of the inductor current is expressed as
∆iL = iL(DT )− iL(0) =
VCD
fsL
. (5.4)
By KCL, the current through the switch S is given by iS = 2iL − IO. The output
voltage across the load resistor RL is maintained by the output capacitor Cf . The
voltage across the output filter inductor vLf is given by
vLf = −VO = Lf
diLf
dt
. (5.5)
The resulting current through iLf is
iLf =
1
Lf
∫ t
0
vLfdt+ iLf (0)
=
−VO
Lf
(t) + iLf (0). (5.6)
By letting t = DT in (5.6), we obtain
iLf (peak) = iLf (DT ) =
−VO
Lf
(DT ) + iLf . (5.7)
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Figure 5.3: Equivalent circuit of the PWM Z-source dc-dc converter when S is off
and D is on.
The peak-to-peak value of the current flowing through the filter inductor is
∆iLf = iLf (0)− iLf (DT ). (5.8)
Using (5.7) in (5.8), we have
∆iLf =
DVO
fsLf
. (5.9)
5.1.2 Time Interval: DT ≤ t ≤ T
The equivalent circuit corresponding to the state when the MOSFET S is off and
the diode D1 is forward biased is shown in Fig. 5.3. In this state, the Z-network acts
as the interface between the source and the load. The voltage across the diode vD1
and the current through the MOSFET iS are zero. The voltage across the inductor
vL is given by
vL = VI − VC =
diL
dt
. (5.10)
The current through the inductor iL is given by
iL(t) =
1
L
∫ t
DT
vLdt+ iL(DT )
=
VI − VC
L
(t−DT ) + iL(DT ). (5.11)
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The inductor current at t = T is given by
iL(T ) =
VI − VC
L
T (1−D) + iL(DT ). (5.12)
The voltage across Lf is given by
vLf = VO − VI = Lf
diLf
dt
. (5.13)
The resulting current through Lf is given by
iLf =
1
Lf
∫ t
DT
vLf + iLf (DT ). (5.14)
By using (5.13) and (5.14), we obtain
iLf =
VO − VI
Lf
(t−DT ) + iLf (DT ). (5.15)
By letting t = T in (5.15), we obtain the peak output inductor current to be
iLf (peak) =
VO − VI
Lf
T (1−D) + iLf (DT ). (5.16)
The peak-to-peak value of the current through the filter inductor is given by
∆iLf = iLf (T )− iLf (DT )
=
VO − VI
Lf
T (1−D). (5.17)
Fig. 5.4 shows the idealized theoretical waveforms for the PWM Z-source dc-dc
converter.
5.2 DC Voltage conversion factor and Minimum Inductance
for CCM
5.2.1 DC Voltage Conversion Factor for CCM
By the volt-second balance property of the inductor L, the average voltage across an
inductor in steady state is zero. From (5.1) and (5.10), the volt-second balance for
the inductor L can be expressed as
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Figure 5.4: Voltage and current waveforms of the PWM Z-source dc-dc converter for
CCM.
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∫ DT
0
vL(t)dt+
∫ T
DT
vL(t)dt = 0. (5.18)
Thus,
VCDT + (VI − VC)(1−D)T = 0, (5.19)
which gives
VC
VI
=
1−D
1− 2D. (5.20)
Equation (5.20) is the dc input-to-capacitor voltage conversion factor [6], [31] - [33].
Referring to Fig. (5.1), by applying KVL to the loop containing the Z-network capac-
itor C, the filter inductor Lf , the parallel combination of RL||Cf , and the Z-network
inductor L, we obtainfering to Fig. (5.1), by applying KVL to the loop containing
the Z-network capacitor C, the filter inductor Lf , the parallel combination of RL||Cf ,
and the Z-network inductor L, we obtain
VC − vLf − VO − vL = 0. (5.21)
Since the average values of vLf = 0 and vL = 0, (5.21) leads to
VC = VO. (5.22)
Using (5.20) and (5.22), we derive the dc input-to-output voltage conversion factor
as
MV DC =
VO
VI
=
1−D
1− 2D. (5.23)
Since VIII = VOIO for a lossless converter, the dc input-to-output current conversion
factor can be expressed as
MIDC =
IO
II
=
1− 2D
1−D . (5.24)
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5.2.2 Minimum Inductance for CCM
This part of the work is based on [1]. From (5.1) and (5.22), the peak inductor current
is
iL(DT ) =
VOD
fsL
+ iL(0). (5.25)
At the boundary between continuous conduction mode and discontinuous conduction
mode (CCM/DCM), we have iL(0) = 0. Hence, the peak inductor current at the
CCM/DCM boundary is
∆iL = iL(DT ) =
VOD
fsL
. (5.26)
Since the dc inductor current is equal to the dc input current, at the CCM/DCM
boundary we have
ILB = IIB =
∆iL
2
=
VOD
2fsL
. (5.27)
Using (5.24) and (5.27), we derive the output current at the CCM/DCM boundary
to be
IOB =
D(1− 2D)VO
2(1−D)fsL
. (5.28)
The load resistance at the CCM/DCM boundary can be expressed as
RLB =
2(1−D)fsL
D(1− 2D) . (5.29)
Figs. 5.5 and 5.6 show the plots of normalized load current IOB and normalized load
resistance RLB as a function of D at the CCM/DCM boundary, respectively. Setting
the derivative of IOB to zero in (5.28), we obtain
dIOB
dD
=
VO
2fsL
(2D2 − 4D + 1) = 0. (5.30)
From (5.30), the maximum value of IOB occurs at D = 0.292. By substituting
D = 0.292 in (5.28), we obtain
IOBmax = 0.0858
VO
fsLmin
(5.31)
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Figure 5.5: Normalized load current IOB/(VO/2fsL) as a function of D at the
CCM/DCM boundary for PWM Z-source dc-dc converter.
or
Lmin = 0.0858
VO
fsIOBmax
. (5.32)
Using IOBmax = IOmin = VO/RLmax in (5.31), we determine the minimum inductance
for CCM operation to be
L > Lmin = 0.0858
RLmax
fs
. (5.33)
5.3 Output Voltage Ripple in PWM Z-source dc-dc Con-
verter in CCM
The output circuit of the PWM Z-source dc-dc converter is shown in Fig. 5.7. Here,
the filter capacitor is modeled as an ideal capacitor Cf and its equivalent series re-
sistance (ESR) rCf . The dc component of the current through the filter inductor
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Figure 5.7: Output circuit of the PWM Z-source dc-dc converter.
ILf flows through the load resistor RL while the ac component iCf flows through the
filter capacitor. This part of the work is based on [1]. Consider the time interval
0 ≤ t ≤ DT . The current through the filter capacitor is given by
iCf =
−VO
Lf
(t) +
∆iLf
2
. (5.34)
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Using (5.9) and (5.34), we have
iCf =
−∆iLf
DT
(t) +
∆iLf
2
. (5.35)
The voltage across the ESR rCf of the filter capacitor Cf is given by
vrCf = iCf rCf = −∆iLf rCf
(
t
DT
− 1
2
)
. (5.36)
The voltage across the filter capacitor Cf is given by
vCf =
1
Cf
∫ t
0
iCfdt+ vCf (0). (5.37)
Using (5.35) in (5.37), we obtain
vCf =
−∆iLf
2Cf
(
t2
DT
− t
)
+ vCf (0). (5.38)
The ac component of the output voltage is the sum of voltages across Cf and rCf ,
and is given by
vO = vrCf + vCf =
−∆iLf
(
t2
2CfDT
+
rCf
DT
t− 1
2Cf
t− rCf
2
)
+ vCf (0). (5.39)
Setting the derivative of vO to zero, the time instant at which the maximum value of
vO occurs is
tmax =
DT
2
− CfrCf . (5.40)
The maximum value of vO occurs at t = 0, hence by letting t = 0 in (5.40), we obtain
DT
2
= CfrCf . (5.41)
The maximum value of vO is equal to the maximum value of vrCf . This occurs at a
minimum value of Cf , which can be found from (5.41), and is
Cmin(off) =
Dmax
2fsrCf (max)
. (5.42)
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Consider the time interval DT ≤ t ≤ T . The current through the filter capacitor is
iCf =
VO − VI
Lf
(t−DT )− ∆iLf
2
. (5.43)
From (5.17) and (5.43) we obtain
iCf =
∆iLf
T (1−D)(t−DT )−
∆iLf
2
. (5.44)
The voltage across rCf can be expressed as
vrCf = rCf∆iLf
[
(t−DT )
T (1−D) −
1
2
]
. (5.45)
The voltage across the filter capacitor Cf is given by
vCf =
1
Cf
∫ t
DT
iCfdt+ vCf (DT ). (5.46)
Using (5.44) and (5.46), we obtain
vCf =
−∆iLf
2Cf
[−t2 − 2DTt+ (DT )2
(1−D)T + (t−DT )
]
+vCf (DT ) (5.47)
The ac component of the output voltage is the sum of the voltages across Cf and rCf ,
and is
vO = −rCf∆iLf
[−(t−DT )
T (1−D) +
1
2
]
−∆iLf
2Cf
[−t2 − 2DTt+ (DT )2
(1−D)T + (t−DT )
]
+vCf (DT ). (5.48)
Setting the derivative of vO with respect to time to zero, we determine the time
instant corresponding to a minimum value of vO, and is expressed as
tmin =
(1 +D)T
2
− CfrCf . (5.49)
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The minimum value of vO is equal to the minimum value of vrCf , and it occurs at
tmin = DT . Hence, by letting t = DT in (5.49), we obtain
tmin =
(1 +D)T
2
− CfrCf = DT. (5.50)
The value of tmin corresponding to (5.50) occurs at a minimum capacitance given by
C(min)on =
(1−Dmin)
2fsrCf (max)
. (5.51)
Hence, the peak-to-peak value of the output voltage ripple is independent of the
voltage across the filter capacitor Cf and is determined only by the voltage across the
ESR of the filter capacitor rCf if
Cf ≥ max {C(min)on, C(min)off}. (5.52)
The minimum value of filter capacitances can be segregated as
Cmin =
Dmax
2fsrC
for (Dmin +Dmax) > 1 (5.53)
and
Cmin =
1−Dmin
2fsrC
for (Dmin +Dmax) < 1. (5.54)
If the condition specified in (5.52) is satisfied, the peak-to-peak output voltage ripple
is
vO(p−p) = rCf∆iL(max) =
rCfVOD
fsLf
. (5.55)
If the condition specified in (5.52) is not satisfied, both VCf (p−p) and vrCf (p−p) will con-
tribute to the output voltage ripple. The output voltage ripple vO and the associated
value of the filter capacitance Cf is estimated as follows. The maximum increase of
the charge stored in the filter capacitor in each switching cycle is
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∆Q =
T
2
∆iLf (max)
2
2
=
∆iLf (max)
8fs
. (5.56)
The peak-to-peak voltage across the capacitor is
vCf (p−p) =
∆Q
Cf
=
∆iLf (max)
8fsCf
=
VOD
8Lff 2sCf
. (5.57)
Since fo = 1/2π
√
LfCf is the corner frequency of the output filter, then (5.57) can
be expressed as
vCf (p−p) =
VODπ
2fo
2
2fs
2 . (5.58)
Hence, the total output voltage ripple is
vO(p−p) = vCf (p−p) + vrCf (p−p), (5.59)
where vrCf (p−p) = rCf∆iLf (max). Fig. 5.8 shows the voltage and current waveforms
associated with the filter capacitor Cf and its ESR rCf .
5.4 Power Losses and dc Voltage conversion factor of a Non-
Ideal PWM Z-source dc-dc Converter
Equivalent circuit of PWM Z-source dc-dc converter with parasitic resistances is
shown in Fig. 5.9. The diode is represented by an ideal switch in series with a
resistor RF representing the forward resistance and a voltage source VF representing
the forward voltage drop. The MOSFET is replaced by an ideal switch in series with
its equivalent drain-source resistance represented by rDS. The ESRs of the inductors
and capacitors have been included to account for parasitic resistance of the passive
components. This part of the work is based on [1]. The power loss in the individual
components of the Z-source dc-dc converter are estimated below
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5.4.1 Losses in Semiconductor Switches
By KCL, and noting that II = IL, the current through the MOSFET S is
iS =
{
2IL − IO = 2II − IO, 0 < t ≤ DT
0, DT < t ≤ T . (5.60)
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Using (5.24) in (5.60), the root mean square value is
iS(RMS) =
IO
1− 2D
√
D. (5.61)
Hence, the Ohmic power loss in MOSFET S is
PrDS = IS(RMS)
2rDS =
I2O
(1− 2D)2DrDS
=
PODrDS
(1− 2D)2RL
, (5.62)
where rDS is the MOSFET on-resistance, PO is output power, and RL is the load
resistance. Assuming the output capacitance of the MOSFET S to be linear, the
switching loss in the converter is
Psw =
fsCfV
2
O
2
=
fsCfPORL
2
, (5.63)
where Cf is the output capacitance of the MOSFET S. The total power loss in the
MOSFET is the sum of the switching power loss and the conduction power loss. By
(5.62) and (5.63), we obtain
PFET = PrDS + Psw =
[
DrDS
(1− 2D)2RL
+
fsCfRL
2
]
PO. (5.64)
The current through the diode D is
iD =
{
0, for 0 < t ≤ DT
II , for DT < t ≤ T . (5.65)
The RMS value of the current through the diode is found to be
ID(RMS) = II
√
1−D. (5.66)
Using (5.24), ID(RMS) can be expressed in terms of IO as
ID(RMS) =
(1−D) 32
(1− 2D)2 IO. (5.67)
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The conduction loss in the diode forward resistance RF is
PRF = I
2
D(RMS)RF =
(1−D)3
(1− 2D)2 I
2
ORF
=
(1−D)3RF
(1− 2D)2RL
PO. (5.68)
The average value of the diode current is
ID = II(1−D) =
(1−D)2
(1− 2D)IO. (5.69)
The power loss associated with the forward voltage drop VF of the diode D is
PV F = VF ID =
(1−D)2
(1− 2D)IO
=
(1−D)2VF
(1− 2D)VO
PO. (5.70)
Using (5.68) and (5.70), the overall power loss in the diode is
PD = PV F + PRF =
[
(1−D)3RF
(1− 2D)2RL
+
(1−D)2VF
(1− 2D)VO
]
PO. (5.71)
Power loss in inductors is segregated into core loss and winding loss. Typically
for PWM converters the core loss is negligible. The winding loss is dependent on the
winding resistance and the RMS value of the current flowing through it. The RMS
value of the currents through the Z-network inductors L is approximated to be
IL(RMS) = II =
1−D
1− 2DIO, (5.72)
resulting in a power loss given by
PrL = 2IL(RMS)
2rL = 2
(
1−D
1− 2D
)2 rLPO
RL
. (5.73)
It should be noted that expression (5.73) is multiplied by two since there are two
Z-network inductors. The current through the Z-network capacitor C is
iC =
{
−II , for 0 < t ≤ DT
II − IO, for DT < t ≤ T . (5.74)
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Using (5.24) and (5.74), the RMS current through C is found to be
IC(RMS) =
√
D(1−D)
1− 2D IO. (5.75)
The power loss associated with the Z-network capacitors C is
PrC = 2IC(RMS)
2rC = 2
D(1−D)rC
(1− 2D)2RL
PO. (5.76)
The RMS value of the current through the filter inductor Lf can be approximated to
be
ILf (RMS) = IO. (5.77)
Power loss in the filter inductor given by
PrLO = I
2
OrLO =
rLf
RL
PO. (5.78)
Using (5.35), (5.44), (5.9), and (5.17), the RMS value of the current through the filter
capacitor Cf is
ICf (RMS) =
∆iLf√
12
=
(VO − VI)(1−D)
Lffs
√
12
. (5.79)
The power loss in the filter capacitor is
PRCO = ICf (RMS)
2rCf =
(VO − VI)2(1−D)2
12fs
2Lf
2 rCf . (5.80)
Using (5.23) and (5.80), the power loss in Cf in terms of the output power is found
to be
PRCO =
(MV DC − 1)2(1− 2D)2RLrCf
12fs
2Lf
2 PO. (5.81)
Hence, from (5.64), (5.71), (5.73), (5.76), (5.78), and (5.80), the total losses in the
PWM Z-source dc-dc converter is
Ploss = PFET + PD + PrL + PrC + PrLO + PrCO . (5.82)
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Figure 5.10: Predicted efficiency η as a function of VI and PO.
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Figure 5.11: Simulated inductor current iL and output voltage VO for D = 0.3 and
L = 175 µH.
5.4.2 DC Voltage Conversion Factor of Non-Ideal PWM Z-source dc-dc
Converter in CCM
The efficiency of the PWM Z-source dc-dc converter is
η =
PO
PI
=
VOIO
VIII
=
1
1 + Ploss
PO
. (5.83)
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Figure 5.12: Simulated inductor current iL and output voltage VO for D = 0.3 and
L = 107.5 µH.
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Figure 5.13: Simulated inductor current iL and output voltage VO for D = 0.3 and
L = 75 µH.
Using (5.23), (5.24), and (5.83), we obtain
η = MV DC
1− 2D
1−D , (5.84)
MV DC(non−ideal) =
1
1 + Ploss
PO
1−D
1− 2D, (5.85)
MV DC(non−ideal) =
1
1 + Ploss
PO
MV DC . (5.86)
In (5.86), MV DC is the dc input-to-output voltage conversion factor for an ideal
converter, and Ploss is (5.82).
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5.5 Experimental and Simulation Results
An example PWM Z-source dc-dc converter with the specifications VI = 12 V, fs =
40 kHz, L = 330 µH, C = 220 µF, RL = 50 Ω, Lf = 330 µH, Cf = 470 µF is
selected. The inductors (L and Lf ) are 1433428C manufactured by Murata Power
Solutions with a measured dc resistance rL = 0.42 Ω. The capacitors (C and CF )
are electrolytic capacitors with measured dc resistances of rC = 0.22 Ω and rCf =
60 mΩ, respectively. International Rectifier Power MOSFET IRF520 which is rated
for 9.2A/100V and has a maximum rDS = 0.27 Ω and CO = 150 pF , and a ON
Semiconductor manufactured SWITCHMODE Power Rectifier MBR10100 rated for
10A/100V and having VF = 0.65 V and RF = 0.2 Ω are selected. For the example
considered, from (5.33), the minimum value of inductance to ensure CCM operation
is
L > Lmin = 0.0858
RL
fs
= 107.25 µH. (5.87)
From (5.53), the minimum value of filter capacitance beyond which the voltage rip-
ple across the filter capacitor is dependent only on the value of the ESR of Cf is
determined to be
Cf >
1−Dmin
2fsrCf
= 187.5 µF, (5.88)
where Dmin = 0.1. It should be noted that the selected values of L = 330 µH and
Cf = 470 µF are in agreement with (5.87) and (5.88), respectively.
Fig. 5.10 shows the variation of predicted efficiency η as a function of VI and PO
for a fixed VO = 20 V. The parameters used to obtain Fig. 5.10 are as specified by
the considered example.
The above PWM Z-source dc-dc converter was simulated in Saber circuit simu-
lator. The parasitics of the passive components were included and the simulation
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models of IRF510 and MBR10100 present in the Saber library were employed. Tran-
sient simulation was carried out for three different values of L: L > Lmin = 175 µH,
L = Lmin = 107.25 µH, and L < Lmin = 75 µH. It can be inferred from Figs. 5.11,
5.12, and 5.13 that for L > Lmin = 175 µH the Z-source dc-dc converter is in CCM,
for L = Lmin = 107.25 µH the Z-source dc-dc converter is at the CCM/DCM bound-
ary, and for L < Lmin = 75 µH the Z-source dc-dc converter is in DCM, respectively.
The peak-to-peak inductor current predicted by (5.4) is in good agreement with the
simulated peak-to-peak inductor current shown in Fig. 5.11, which corresponds to
CCM operation. A laboratory prototype was built corresponding to the example.
The PWM Z-source dc-dc converter was setup to operate in a open-loop configura-
tion. IR2110, a high-side MOSFET driver was employed to drive the MOSFET. The
duty ratio D was varied from D = 0.1 to D = 0.375 in steps of ∆D = 0.025. Figs.
5.14, 5.15, and 5.16 present the theoretically predicted and experimentally measured
VO, MV DC , and η respectively. The difference in the measured and predicted output
voltage VO, MV DC , and η at higher duty ratios (D > 0.3) can be attributed to the
losses in the converter due to ringing in the MOSFET and non-idealities in the setup
(stray inductances and capacitances) which have not been included in the analysis.
Table 5.1: Theoretical and experimental results
Parameter/Expression Predicted Value Measured Value
VC :(5.22) and (5.86) 16.34 V 16.2 V
vL:(5.1) and (5.10) 16.34 V and −4.34 V 16.00 V and −4.6 V
vLf :(5.5) and (5.13) −16.34 V and 4.34 V −16.00 V and 4.6 V
∆iL:(5.4) 309.5 mA 310 mA
∆iLf :(5.9) 309.5 mA 312.5 mA
vCf (p−p):(5.55) 18.6 mV 18.7 mV
Table 5.1 presents the theoretically predicted and experimentally measured values
of key parameters corresponding to the steady-state analysis. vCf (p−p) is obtained by
measuring ∆iCf to obtain vCf (p−p) = ∆iCf rCf . The parameters correspond to the
example considered. Tektronix P6021 AC current probe with a conversion factor of
2 mA/mV was employed to obtain the current measurements. Fig. 5.17 shows the
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Figure 5.16: η as a function of D for VI = 12 (V).
Figure 5.17: Current through the filter capacitor iCf : 2 mA/mV.
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Figure 5.18: Experimental waveforms- Upper trace: Differential probe scaling 20:1,
vGS 1 V/div. Lower trace: iL measured across 1Ω sense resistor 500 mV/div and 1
mA/1 mV.
Figure 5.19: Experimental steady-state output voltage VO for VI = 12 V and D = 0.3.
current waveform through Cf obtained for D = 0.25. Differential probe master 4231
was employed to obtain the pulsating voltage measurements.
Fig. 5.18 shows the waveforms of vGS and iL of for the PWMMZ-source dc-dc con-
verter operating in CCM. vGS was measured using a differential probe: Probe Master
4231 with a scaling factor of 20:1. The inductor current waveform was obtained by
measuring the voltage across a sense resistor of 1 Ω connected in series with L. Fig.
5.19 shows the steady-state output voltage for D = 0.3 and VI = 12 V. The Agilent
DS05012A oscilloscope was used to record the waveforms.
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6 Conclusions
6.1 Small-Signal Modeling of PWM Z-Source Converter for
CCM
The large-signal averaged model, dc, and ac small-signal linear model of the power-
stage of PWM Z-source converter operating in CCM have been derived. The non-
linear, disjoint PWM switch of the PWM Z-source converter has been approximated
by an averaged linear model by using circuit-averaging technique. Small-signality
conditions that have to be satisfied for the model to be linear have been deduced and
presented. Power-stage input voltage-to-capacitor voltage, input voltage-to-inductor
current, control-to-capacitor voltage, and control-to-inductor current transfer func-
tions have been derived. The transfer functions take into account the ESRs of the
inductors and the capacitors. An example PWM Z-source converter was considered,
and the associated Bode plots were predicted using the derived transfer functions.
Measured values of ESRs of the inductors and capacitors were used in obtaining the
theoretical Bode plots. A laboratory prototype was built, and the input voltage-to-
capacitor voltage, input voltage-to-inductor current, and control-to-capacitor volt-
age, and control voltage-to-inductor current transfer functions were measured us-
ing HP4194A Gain-Phase Analyzer. The theoretically predicted step-responses were
found to be in good agreement with the experimental step-responses. The theoreti-
cally predicted and the experimentally obtained Bode plots were in good agreement
even at the high frequency region, thereby validating the derived small-signal models.
6.2 Steady-State Analysis of PWM Z-Source dc-dc Converter
for CCM
A detailed steady-state analysis of PWM Z-source dc-dc converter operating in CCM
has been presented. The dc input-to-output voltage conversion factor for an ideal
PWM Z-source dc-dc converter has been derived. Equations for power loss in each
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of the components of the PWM Z-source dc-dc converter have been derived. Based
on the power loss expressions derived, expressions for the overall efficiency and the
dc voltage conversion factor of a non-ideal PWM Z-source dc-dc converter are deter-
mined. The minimum Z-network inductance L required to ensure CCM operation
has been derived. The output voltage ripple due to Cf and rCf have been analyzed,
and the derivation of expressions to determine the same are presented. A laboratory
prototype was built to verify the theoretical analyses. The predicted output voltage
VO was in good agreement with the experimental results for discrete points of duty
ratio D from D = 0.1 to D = 0.35 as shown in Fig. 5.14. The predicted efficiency
was in good agreement with experimental results for discrete points of duty ratio D
from D = 0.1 to D = 0.3. However, a discrepancy was noticed for D beyond 0.3, as
shown in Fig. 5.16. This can be due to the fact that the losses due to high-frequency
ringing of the MOSFET have not been considered. The predicted output voltage
ripple was also in good agreement with the experimentally measured ripple as shown
in Table I and Fig. 5.17. The disadvantage of the PWM Z-source dc-dc converter as
compared to conventional boost converter topology is its higher part count. However,
the merits of the PWM Z-source dc-dc converter are:
• For the same duty ratio D and input voltage VI , PWM Z-source dc-dc converter
offers a higher output voltage.
• Since the diode is turned OFF when the MOSFET is ON, if there is a short
on the load side, the source is isolated from the load. This provides inherent
immunity to disturbances at the load side. This can be critical if the fuel or
energy source is expensive and is to be protected.
• Since the input-to-output voltage conversion factor is MV DC = 1−D1−2D for D >
0.5, the output voltage is inverted. It can be employed, where such a feature is
desired
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